Skip to content
PEPCC
  • http://pepcc.inesctec.pt
  • sas-adm@inesctec.pt
  • Home
  • Team
  • Activities
  • Timeline
  • Publications
  • Media & Resources
  • Final Workshop
  • Repositories
  • About

Demo Booth at FPL2020 (Virtual)

September 2, 2020 Nuno Paulino

Nuno Paulino, João C. Ferreira, João Bispo, and João M.P. Cardoso, 2020, “Executing ARMv8 Loop Traces on Reconfigurable Accelerator via Binary Translation Framework”, Demo Booth and Short Paper in Field Programmable Logic and Applications (FPL), August 31 – September 4

View Demo Video – View Poster

View Abstract – View on IEEEXplore®

Post navigation

Binary Translation Framework Update #2
Creation of Code Repository for Chisel-based Hardware Architectures

Copyright ® 2019 INESC TEC - All Rights Reserved | Design & develop by AmpleThemes