

# IOb-SoC: IObundle System-on-Chip

Pedro Miranda


IObundle, Lda.

25th January 2022

Open source RISC-V SoC platform by IObundle.

Main components:


- ▶ RISC-V CPU
- ▶ Internal memory
- ▶ External memory
  - ▶ Cache
- ▶ Integrated Peripherals



Continuous integration of system and new components.  
Development of testing environment.


# IOb-SoC Architecture: CPU

- ▶ RISCv Core
  - ▶ PicoRV
  - ▶ DarkRV
  - ▶ SSRV
- ▶ CPU Wrapper
  - ▶ Interface with System



# IOb-SoC Architecture: Internal Memory

- ▶ Static RAM (SRAM)
  - ▶ Small Firmwares
  - ▶ Scratchpad Memory
- ▶ Boot Controller
  - ▶ ROM with Bootloader Program
  - ▶ Write to SRAM on Reset




# IOb-SoC Architecture: External Memory

## ▶ L2 Cache

- ▶ AXI4 Full (DDR side)
- ▶ Native Interface (CPU side)
- ▶ Configurable Bus Width

## ▶ L1 Cache

- ▶ Data Cache
- ▶ Instruction Cache





Check out **IOb-SoC** at:  
`github.com/IObundle/iob-soc`